Optimizing Tunable WCET with Shared Resource Allocation and Arbitration in Hard Real-Time Multicore Systems
Authors:
- Man-Ki YoonMYMan-Ki Yoon
- Jung-Eun KimJKJung-Eun Kim
- Lui ShaLSLui Sha
- 1 November 2011
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 227-238
Abstract
The unpredictable worst-case timing behavior of multicore architectures has been the biggest stumbling block for a widespread use of multicores in hard real-time systems. A great deal of research effort has been devoted to address the issue. Among others, the development of a new multicore architecture has emerged as an attractive solution because it can eliminate the unpredictable interference sources in the first place. This opens a new possibility of system-level optimizations with multicore based hard real-time systems. To address this issue, we propose a new perspective of WCET model called tunable WCET, in which the WCETs of tasks are elastically adjusted according to the optimal shared resource allocation and arbitration methods. For this, we propose novel WCET-aware harmonic round-robin bus scheduling and two-level cache partitioning method. We present a mixed integer linear programming formulation as the solution to the optimization of tunable WCETs. Our experimental results show that the proposed methods can significantly lower overall system utilizations.Keywords
This publication has 18 references indexed in Scilit:
- Bus Access Design for Combined Worst and Average Case Execution Time Optimization of Predictable Real-Time Applications on Multiprocessor Systems-on-Chip2011
- Timing Analysis for TDMA Arbitration in Resource Sharing Systems2010
- Addressing shared resource contention in multicore processors via scheduling2010
- Managing contention for shared resources on multicore processorsCommunications of the ACM, 2010
- An Analyzable Memory Controller for Hard Real-Time CMPsIEEE Embedded Systems Letters, 2009
- Hardware support for WCET analysis of hard real-time multicore systems2009
- Impact of Cache Partitioning on Multi-tasking Real Time Embedded Systems2008
- WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches2008
- Integrated scratchpad memory optimization and task scheduling for MPSoC architectures2006
- Scheduling Algorithms for Multiprogramming in a Hard-Real-Time EnvironmentJournal of the ACM, 1973