Floorplan-aware analog IC sizing and optimization based on topological constraints

This publication has 26 references indexed in Scilit:

• AIDA: Automated analog IC design flow from circuit level to layout
  2012
• GENOM-POF
  2012
• Constraint-Based Layout-Driven Sizing of Analog Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011
• Is a New Paradigm for Nanoscale Analog CMOS Design Needed?
  Proceedings of the IEEE, 2010
• Analog layout synthesis
  2010
• Efficient Synthesis of a Uniformly Spread Layout Aware Pareto Surface for Analog Circuits
  2009
• An Integrated Layout-Synthesis Approach for Analog ICs
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008
• Design tool solutions for mixed-signal/RF circuit design in CMOS nanometer technologies
  2007
• Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models
  2004
• Matching properties of MOS transistors
  IEEE Journal of Solid-State Circuits, 1989