Synthesis of networks on chips for 3D systems on chips
- 1 January 2009
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 21536961,p. 242-247
Abstract
Three-dimensional stacking of silicon layers is emerging as a promising solution to handle the design complexity and heterogeneity of Systems on Chips (SoCs). Networks on Chips (NoCs) are necessary to efficiently handle the 3D interconnect complexity. Designing power efficient NoCs for 3D SoCs that satisfy the application performance requirements, while satisfying the 3D technology constraints is a big challenge. In this work, we address this problem and present a synthesis approach for designing power-performance efficient 3D NoCs. We present methods to determine the best topology, compute paths and perform placement of the NoC components in each 3D layer. We perform experiments on varied, realistic SoC benchmarks to validate the methods and also perform a comparative study of the resulting 3D NoC designs with 3D optimized mesh topologies. The NoCs designed by our synthesis method results in large interconnect power reduction (average of 38%) and latency reduction (average of 25%) when compared to traditional NoC designs.Keywords
This publication has 22 references indexed in Scilit:
- Supporting vertical links for 3D networks-on-chip: toward an automated design and analysis flow2007
- A design methodology for application-specific networks-on-chipACM Transactions on Embedded Computing Systems, 2006
- An automated technique for topology and route generation of application specific on-chip interconnection networks2005
- A unified approach to constrained mapping and routing on network-on-chip architectures2005
- A thermal-driven floorplanning algorithm for 3D ICs2005
- Convex Optimization2004
- Fixed-outline floorplanning: enabling hierarchical designIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
- A methodology for designing efficient on-chip interconnects on well-behaved communication patterns2003
- 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integrationProceedings of the IEEE, 2001
- Performance analysis of k-ary n-cube interconnection networksIEEE Transactions on Computers, 1990