Si‐core/SiGe‐shell channel nanowire FET for sub‐10‐nm logic technology in the THz regime
Open Access
- 22 July 2019
- journal article
- research article
- Published by Wiley in ETRI Journal
- Vol. 41 (6) , 829-837
Abstract
No abstract availableKeywords
Funding Information
- Ministry of Trade, Industry and Energy (10052928)
- Ministry of Science, ICT and Future Planning (NRF‐2017R1A2B2011570)
This publication has 39 references indexed in Scilit:
- Direct Measurement of Coherency Limits for Strain Relaxation in Heteroepitaxial Core/Shell NanowiresNano Letters, 2012
- On the impact of the Si passivation layer thickness on the NBTI of nanoscaled Si0.45Ge0.55 pMOSFETsMicroelectronic Engineering, 2011
- Layout Scaling of $\hbox{Si}_{1-x}\hbox{Ge}_{x} \hbox{-Channel}$ pFETsIEEE Transactions on Electron Devices, 2011
- A Route to High-Quality Crystalline Coaxial Core/Multishell Ge@Si(GeSi)nand Si@(GeSi)nNanowire HeterostructuresAdvanced Materials, 2010
- Ge/Si nanowire heterostructures as high-performance field-effect transistorsNature, 2006
- Epitaxial core–shell and core–multishell nanowire heterostructuresNature, 2002
- Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's: A 3-D "atomistic" simulation studyIEEE Transactions on Electron Devices, 1998
- A new recombination model for device simulation including tunnelingIEEE Transactions on Electron Devices, 1992
- Measurement of the band gap of GexSi1−x/Si strained-layer heterostructuresApplied Physics Letters, 1985
- Intrinsic Optical Absorption in Germanium-Silicon AlloysPhysical Review B, 1958