An AES crypto chip using a high-speed parallel pipelined architecture

This publication has 17 references indexed in Scilit:

• An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm
  2003
• A Rijndael cryptoprocessor using shared on-the-fly key scheduler
  2003
• A highly regular and scalable aes hardware architecture
  IEEE Transactions on Computers, 2003
• Design and performance testing of a 2.29-GB/s rijndael processor
  IEEE Journal of Solid-State Circuits, 2003
• A fully pipelined memoryless 17.8 Gbps AES-128 encryptor
  2003
• Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs
  2003
• Unified Hardware Architecture for 128-Bit Block Ciphers AES and Camellia
  2003
• Architectures and VLSI implementations of the AES-Proposal Rijndael
  IEEE Transactions on Computers, 2002
• Unlocking the design secrets of a 2.29 Gb/s Rijndael processor
  Proceedings of the 39th conference on Design automation - DAC '02, 2002
• Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays
  2001