Design Trade-Offs in Common-Mode Feedback Implementations for Highly Linear Three-Stage Operational Transconductance Amplifiers
Open Access
- 21 April 2021
- journal article
- research article
- Published by MDPI AG in Electronics
- Vol. 10 (9) , 991
Abstract
Fully differential amplifiers require the use of common-mode feedback (CMFB) circuits to properly set the amplifier’s operating point. Due to scaling trends in CMOS technology, modern amplifiers increasingly rely on cascading more than two stages to achieve sufficient gain. With multiple gain stages, different topologies for implementing CMFB are possible, whether using a single CMFB loop or multiple ones. However, the impact on performance of each CMFB approach has seldom been studied in the literature. The aim of this work is to guide the choice of the CMFB implementation topology evaluating performance in terms of stability, linearity, noise and common-mode rejection. We present a detailed theoretical analysis, comparing the relative performance of two CMFB configurations for 3-stage OTA topologies in an implementation-agnostic manner. Our analysis is then corroborated through a case study with full simulation results comparing the two topologies at the transistor level and confirming the theoretical intuition. An active-RC filter is used as an example of a high-linearity OTA application, highlighting a 6 dB improvement in in the multi-loop implementation with respect to the single-loop case.
Keywords
This publication has 21 references indexed in Scilit:
- Design and Analysis of Three-Stage Amplifier for Driving pF-to-nF Capacitive Load Based on Local Q-Factor Control and Cascode Miller Compensation TechniquesElectronics, 2019
- High-Performance Three-Stage Single-Miller CMOS OTA With No Upper Limit of ${C}_{L}$IEEE Transactions on Circuits and Systems II: Express Briefs, 2017
- Design of CMOS three-stage amplifiers for fast-settling switched-capacitor circuitsAnalog Integrated Circuits and Signal Processing, 2014
- A 0.016-mm$^{2}$ 144-$\mu$W Three-Stage Amplifier Capable of Driving 1-to-15 nF Capacitive Load With $> $0.95-MHz GBWIEEE Journal of Solid-State Circuits, 2013
- Systematic design of three-stage op-amps using split-length compensation2011
- Indirect compensation techniques for three-stage fully-differential op-amps2010
- Single Miller capacitor frequency compensation technique for low-power multistage amplifiersIEEE Journal of Solid-State Circuits, 2005
- Design methodology and advances in nested-Miller compensationIEEE Transactions on Circuits and Systems I: Regular Papers, 2002
- A systematic approach in constructing fully differential amplifiersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- A CMOS low-distortion fully differential power amplifier with double nested Miller compensationIEEE Journal of Solid-State Circuits, 1993