1-to-4 Analog Demultiplexer With up to 128 GS/s for Interleaving of Bandwidth-Limited Digitizers in Wireline and Optical Receivers
- 3 August 2021
- journal article
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 56 (9) , 2611-2623
Abstract
Today's ultra-wideband optical equipment enables fiber-based data links with up to 1.6 Tbit/s per wavelength at a symbol rate of 128 Gbaud. However, high input signal path losses need to be overcome in commercial products when the digitizers are integrated with the digital signal processor in a deep-submicrometer FinFET-CMOS transceiver application specific integrated circuit (ASIC). This currently limits the analog-to-digital converter (ADC) sampling rate and the detectable link symbol rate to 97 GS/s and 66 Gbaud, respectively. Four of these bandwidth-limited ADCs can be time-interleaved with the presented analog 1-to-4 demultiplexer front end in a SiGe-BiCMOS technology that allows high bandwidths with transistor cutoff frequencies above 300 GHz. The sampling front end effectively divides the necessary ADC bandwidth by the time-interleaving factor, enabling the detection of ultra-high symbol rates of up to 128 Gbaud with only 16-GHz bandwidth requirement for the four ADCs. At these frequencies, subsequent circuits and chip interconnects exhibit significantly lower signal path losses than at 64 GHz-half the symbol rate-and therefore require only a reduced processing power for channel equalization in the analog and digital domain. We demonstrate sampling operation with a large-signal 3-dB bandwidth of 36 GHz and a 6-dB bandwidth of 50 GHz at 128 GS/s in an experimental testbed, as well as the reception of 128-Gbit/s NRZ/OOK and 256-Gbit/s PAM4 signals. The linearity reaches more than 3-bit effective number of bits (ENOB) with a sinusoidal input signal of 500 mV pp on each of the four output channels. The power consumption is equivalent to a sampling efficiency of 20 pJ/sample, narrowing the gap to slower CMOS solutions and enabling cost-efficient coherent optical links with up to 1 Tbit/s.Keywords
Funding Information
- European Union within the ECSEL-JU H2020 Project TARANTO (737454)
- German Federal Ministry of Education and Research (16ESE0210)
- German Research Foundation within the Priority Program SPP 2111: Electronic-Photonic Integrated Systems for Ultrafast Signal Processing (BE 2256/34-1)
This publication has 22 references indexed in Scilit:
- Design of a 55-nm SiGe BiCMOS 5-bit Time-Interleaved Flash ADC for 64-Gbd 16-QAM Fiberoptics ApplicationsIEEE Journal of Solid-State Circuits, 2019
- Coherent ePIC Receiver for 64 GBaud QPSK in 0.25 μm Photonic BiCMOS TechnologyJournal of Lightwave Technology, 2018
- A 25.6-GS/s 40-GHz 1-dB BW Current-Mode Track and Hold Circuit with more than 5-ENOB2018
- DC-62 GHz 4-phase 25% duty cycle quadrature clock generator2017
- A Truly Balanced Q-Band CMOS Frequency Doubler Based on Hybrid Quadrature CouplerIEEE Microwave and Wireless Components Letters, 2017
- A 108GS/s track and hold amplifier with MOS-HBT switch2016
- An 8-bit Integrate-and-Sample Receiver for Rate-Scalable Photonic Analog-to-Digital ConversionIEEE Transactions on Microwave Theory and Techniques, 2012
- Embedded wafer level ball grid array (eWLB)2006
- Analysis and design of HBT Cherry-Hooper amplifiers with emitter-follower feedback for optical communicationsIEEE Journal of Solid-State Circuits, 2004
- A 4-GHz 8-b ADC systemIEEE Journal of Solid-State Circuits, 1991