Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package
Authors:
Open Access
- 5 June 2016
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 1-6
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- A new integration technology platform: Integrated fan-out wafer-level-packaging for mobile applications2015
- Wafer Level Chip Scale Package copper pillar probing2014
- Transferrable fine pitch probe technology2014
- Fine-pitch probing on TSVs and microbumps using a chip prober having a transparent membrane probe card2014
- High-performance integrated fan-out wafer level packaging (InFO-WLP): Technology and system integration2012
- Post-bond testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base2011
- A built-in self-test scheme for the post-bond test of TSVs in 3D ICs2011
- Development of a 20 μm pitch high frequency contact probe2010
- On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding2010
- On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification2009