A built-in self-test scheme for the post-bond test of TSVs in 3D ICs
Authors:
- 1 May 2011
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10930167,p. 20-25
Abstract
Three-dimensional (3D) integration using through silicon via (TSV) has been widely acknowledged as one future integrated-circuit (IC) technology. A 3D IC including multiple dies connected with TSVs offers many benefits over current 2D ICs. However, the testing of 3D ICs is much more difficult than that of 2D ICs. In this paper, we propose a cost-effective built-in self-test circuit (BIST) to test TSVs of a 3D IC. The BIST scheme, arranging the TSVs into arrays similar to memory, has the features of low test/diagnosis time and low silicon area cost. Simulation results show that the area overhead of the BIST circuit implemented with 0.18μm CMOS technology for a 16×32 TSV array in which each TSV cell size is 45μm 2 is 2.24%. Also, the BIST needs only 130 clock cycles to test the TSV array with stuck-at faults. In comparison with the IEEE 1500-based test approach, the BIST scheme can achieve 85.2% area cost and 93.6% test time reduction.Keywords
This publication has 16 references indexed in Scilit:
- A Test Integration Methodology for 3D Integrated Circuits2010
- 3D DfT architecture for pre-bond and post-bond testing2010
- SOC Test Architecture and Method for 3-D ICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010
- A structured and scalable test access architecture for TSV-based 3D stacked ICs2010
- On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding2010
- Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint2009
- Testing 3D chips containing through-silicon vias2009
- Test Challenges for 3D Integrated CircuitsIEEE Design & Test of Computers, 2009
- Through Silicon Via(TSV) defect/pinhole self test circuit for 3D-IC2009
- Testability Exploration of 3-D RAMs and CAMs2009