A single chip 16 GS/s arbitrary waveform generator in 0.13 μm BiCMOS technology
Authors:
- 1 October 2017
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-4
Abstract
This paper presents design considerations and measurements of a dual channel 16 GSps single chip arbitrary waveform generator. Each generator channel consists of a 1.6 Mbit SRAM block, a multiplexing chain, and a 4-bit DAC. A low phase noise 16 GHz PLL is integrated on the same chip. The prototype is designed to perform a lab experiment of a real-time SAW spectrometer. The overall power consumption of the chip is 1.45 W.Keywords
This publication has 4 references indexed in Scilit:
- Design of a low-jitter wideband frequency synthesizer for 802.11ad wireless OFDM systems using a frequency sixtupler2017
- A 0.13 $\mu{\hbox {m}}$ SiGe BiCMOS Technology Featuring f$_{T} $/f$_{\max}$ of 240/330 GHz and Gate Delays Below 3 psIEEE Journal of Solid-State Circuits, 2010
- An Integrated 18 GHz fractional-N PLL in SiGe BiCMOS technology for satellite communications2009
- SiGe HBT technology: a new contender for Si-based RF and microwave circuit applicationsIEEE Transactions on Microwave Theory and Techniques, 1998