Laser Fault Injection Vulnerability Assessment and Mitigation with Case Study on PG-TVD Logic Cells
- 7 October 2023
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 330-339
Abstract
Physical attacks on secure devices can leak sensitive data and have significant consequences for individuals, companies, and governments. Today, much research is centered around understanding hardware weaknesses and vulnerabilities and, in turn, designing countermeasures to increase system security. One such countermeasure is the implementation of the camouflaging gate called PG-TVD (pass gate-based threshold voltage defined), which ensures protection against reverse engineering and sidechannel attacks. However, proper investigation is needed to determine if the countermeasure opens the door to other powerful attacks, such as laser fault injection (LFI) attacks. Identifying the vulnerability against this attack requires a proper assessment. As the first attempt to understand laser sensitivity in PG-TVD, we develop a workflow for assessing a circuit layout's sensitivity to LFI. We use this workflow to analyze the PG-TVD, giving the laser-sensitive areas. A deeper understanding of how to protect devices can be gained from this assessment to keep sensitive data secure. From the information obtained by our workflow, we also propose, design, and simulate a mitigation scheme that mitigates the laser sensitivity in PG-TVD logic cells by approximately 83%.Keywords
Funding Information
- National Science Foundation (CCF-2221742)
This publication has 19 references indexed in Scilit:
- A secure camouflaged threshold voltage defined logic family2016
- SEU sensitivity and modeling using pico-second pulsed laser stimulation of a D Flip-Flop in 40 nm CMOS technology2015
- Laser fault injection into SRAM cells: Picosecond versus nanosecond pulses2015
- Laser-induced fault effects in security-dedicated circuits2014
- Building the electrical model of the pulsed photoelectric laser stimulation of a PMOS transistor in 90nm technology2013
- Building the electrical model of the pulsed photoelectric laser stimulation of an NMOS transistor in 90nm technology2013
- Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and CountermeasuresProceedings of the IEEE, 2012
- Introduction to Side-Channel Attacks2009
- Optical Fault Induction Attacks2003
- Fault Based Cryptanalysis of the Advanced Encryption Standard (AES)2003