A 6GS/s 0.5GHz BW continuous-time 2-1-1 MASH ΔΣ modulator with phase-boosted current-mode ELD compensation in 40nm CMOS
Authors:
- 13 September 2021
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 491-494
Abstract
This paper presents a 6GS/s 0.5GHz bandwidth CT 2-1-1 MASH 3b ΔΣ modulator in 40nm CMOS. To enable the 0.5GHz bandwidth, the modulator employs current-mode excess loop delay compensation with phase boosting, current-mode locally-time-interleaved quantizers, and on-chip comparator offset calibration to realize high-speed ELD-compensated 3-bit quantizers. High sampling frequency, multi-bit quantization and multi-stage noise-shaping enable the ADC to achieve 58dB DR in 500MHz BW when sampled at 6GHz. If sampled at 4GHz, 65dB DR can be achieved at a BW of 300MHz.Keywords
Funding Information
- Dutch Technology Foundation STW (12433)
This publication has 8 references indexed in Scilit:
- A 5GS/s 156MHz BW 70dB DR continuous-time sigma-delta modulator with time-interleaved reference data-weighted averaging2017
- Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs2017
- A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOSIEEE Journal of Solid-State Circuits, 2016
- A digital calibration technique for wide-band CT MASH ΣΔ ADCs with relaxed filter requirements2016
- A 160MHz-BW 72dB-DR 40mW continuous-time ΔΣ modulator in 16nm CMOS with analog ISI-reduction technique2016
- A Continuous-Time 0–3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOSIEEE Journal of Solid-State Circuits, 2014
- A Comparative Study on Excess-Loop-Delay Compensation Techniques for Continuous-Time Sigma–Delta ModulatorsIEEE Transactions on Circuits and Systems I: Regular Papers, 2008
- Excess loop delay in continuous-time delta-sigma modulatorsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999