Logic Encryption: This Time for Real
Preprint
Abstract
Modern circuits face various threats like reverse engineering, theft of intellectual property (IP), side-channel attacks, etc. Here, we present a novel approach for IP protection based on logic encryption (LE). Unlike established schemes for logic locking, our work obfuscates the circuit's structure and functionality by encoding and encrypting the logic itself. We devise an end-to-end method for practical LE implementation based on standard cryptographic algorithms, key-bit randomization, simple circuit design techniques, and system-level synthesis operations, all in a correct-by-construction manner. Our extensive analysis demonstrates the remarkable efficacy of our scheme, outperforming prior art against a range of oracle-less attacks covering crucial threat vectors, all with lower design overheads. We provide a full open-source release.Keywords
All Related Versions
This publication has 15 references indexed in Scilit:
- OptiLock: Automated Optimization of Learning-Resilient Logic LockingIEEE Access, 2025
- A Survey on Hardware Security: Current Trends and ChallengesIEEE Access, 2023
- Logic locking for IP security: A comprehensive analysis on challenges, techniques, and trendsComputers & Security, 2023
- OMLA: An Oracle-Less Machine Learning-Based Attack on Logic LockingIEEE Transactions on Circuits and Systems II: Express Briefs, 2021
- GNN-RE: Graph Neural Networks for Reverse Engineering of Gate-Level NetlistsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021
- Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic LockingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020
- Ten years of hardware Trojans: a survey from the attacker's perspectiveIET Computers & Digital Techniques, 2020
- Keynote: A Disquisition on Logic LockingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019
- Ending Piracy of Integrated CircuitsComputer, 2010
- Preventing IC Piracy Using Reconfigurable Logic BarriersIEEE Design & Test of Computers, 2010