Clock distribution networks in synchronous digital integrated circuits
Author:
Top Cited Papers
- 1 May 2001
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 89 (5) , 665-692
Abstract
Clock distribution networks synchronize the flow of data signals among synchronous data paths. The design of these networks can dramatically affect system-wide performance and reliability. A theoretical background of clock skew is provided in order to better understand how clock distribution networks interact with data paths. Minimum and maximum timing constraints are developed from the relative timing between the localized clock skew and the data paths. These constraint relationships are reviewed, and compensating design techniques are discussed. The field of clock distribution network design and analysis can be grouped into a number of subtopics: 1) circuit and layout techniques for structured custom digital integrated circuits; 2) the automated layout and synthesis of clock distribution networks with application to automated placement and routing of gate arrays, standard cells and larger block-oriented circuits; 3) the analysis and modeling of the timing characteristics of clock distribution networks; and 4) the scheduling of the optimal timing characteristics of clock distribution networks based on architectural and functional performance requirements. Each of these areas is described the clock distribution networks of specific industrial circuits are surveyed and future trends are discussed.Keywords
This publication has 162 references indexed in Scilit:
- Synthesis of clock tree topologies to implement nonzero clock skew scheduleIEE Proceedings - Circuits, Devices and Systems, 1999
- Clock distribution in general VLSI circuitsIEEE Transactions on Circuits and Systems I: Regular Papers, 1994
- Clock period minimization with wave pipeliningIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- An exact zero-skew clock routing algorithmIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Effective buffer insertion of clock tree for high-speed VLSI circuitsMicroelectronics Journal, 1992
- Performance of synchronous and asynchronous schemes for VLSI systemsIEEE Transactions on Computers, 1992
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- Pipelining of high performance synchronous digital systemsInternational Journal of Electronics, 1991
- RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systemsIEEE Transactions on Applied Superconductivity, 1991
- A unified single-phase clocking scheme for VLSI systemsIEEE Journal of Solid-State Circuits, 1990