Clock distribution in general VLSI circuits
Authors:
- A.J. DupontADA.J. Dupont
- K.G. ShinKSK.G. Shin
- 1 May 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 41 (5) , 395-404
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block LayoutIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A dynamic and efficient representation of building-block layout1987
- Elimination of process-dependent clock skew in CMOS VLSIIEEE Journal of Solid-State Circuits, 1986
- Design and analysis of a hierarchical clock distribution system for synchronous standard cell/macrocell VLSIIEEE Journal of Solid-State Circuits, 1986
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Asynchronous and Clocked Control Structures for VSLI Based Interconnection NetworksIEEE Transactions on Computers, 1983
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948