A combination of multi-edge coding and independent coding lines for time-to-digital conversion
- 1 September 2014
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-2
Abstract
The paper describes a new method for time-to-digital conversion that allows achieving the conversion resolution far below the propagation time of the fastest delay buffer in integrated circuit (IC). The method is a combination of the multi-edge time coding and time digitization in independent coding lines. The implementation of such combination and assessment of its effectiveness are the main aims of this research. The article also describes the main design issues that were solved during the implementation of method in an FPGA device. They include: the generation of a pattern square signal with a certain amount of edges and possibly minimal delays between them, the elimination of bubble errors and reduction of internal interferences in IC.Keywords
This publication has 8 references indexed in Scilit:
- Design, Modeling and Testing of Data Converters2014
- 264 Channel TDC Platform applying 65 channel high precision (7.2 psRMS) FPGA based TDCs2013
- A 2.9 ps equivalent resolution interpolating time counter based on multiple independent coding linesMeasurement Science and Technology, 2013
- A stepped-up tree encoder for the 10-ps Wave Union TDC2012
- An FPGA-Integrated Time-to-Digital Converter Based on Two-Stage Pulse ShrinkingIEEE Transactions on Instrumentation and Measurement, 2009
- The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay2008
- A cyclic CMOS time-to-digital converter with deep sub-nanosecond resolution2003
- Differential linearity testing and precision calibration of multichannel time sortersNuclear Instruments and Methods, 1970