A 0.5–5-GHz Wide-Range Multiphase DLL With a Calibrated Charge Pump
Authors:
- 12 November 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 54 (11) , 939-943
Abstract
A 0.5-5 GHz wide-range multiphase delay-locked loop (MDLL) with a calibrated charge pump is presented. A multiperiod-locked technique is used to enhance the input frequency range of a MDLL and avoid the harmonic-locked problem. The charge pump current is also calibrated to reduce the static phase error. This MDLL has been fabricated in 0.13- CMOS process. The measured root-mean-square and peak-to-peak jitters are 1.06 and 8 ps at 5 GHz, respectively. The power dissipation at 5 GHz is 36 mW for a supply voltage of 1.2 V.Keywords
This publication has 9 references indexed in Scilit:
- A 40GHz DLL-Based Clock Generator in 90nm CMOS Technology2007
- A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur ReductionIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2006
- A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRsIEEE Journal of Solid-State Circuits, 2005
- A 250-MHz-2-GHz wide-range delay-locked loopIEEE Journal of Solid-State Circuits, 2005
- Jitter transfer characteristics of delay-locked loops - theories and design techniquesIEEE Journal of Solid-State Circuits, 2003
- A CMOS 50% duty cycle repeater using complementary phase blending2002
- A wide-range delay-locked loop with a fixed latency of one clock cycleIEEE Journal of Solid-State Circuits, 2002
- A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillatorIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
- A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applicationsIEEE Journal of Solid-State Circuits, 2000