Modeling and Simulation for Predicting Thermo-Mechanical Behavior of Wafer-Level Cu-PI RDL During Manufacturing
Preprint
- 10 April 2025
- preprint
- Published by MDPI AG in Preprints.org
Abstract
The development of chip manufacturing and advanced packaging technologies has significantly changed redistribution layers (RDLs), leading to shrinking line width/spacing, increasing the number of build-up layers and package size, and introducing organic materials such as polyimide (PI) for dielectric. The fineness and complexity of structures, combined with the temperature-dependent and viscoplastic properties of organic materials, make it increasingly difficult to predict the thermo-mechanical behavior of wafer-level Cu-PI RDL structures, posing a severe challenge in warpage prediction. This study models and simulates the thermo-mechanical response during the manufacturing process of Cu-PI RDL at the wafer level. A cross-scale wafer-level equivalent model was constructed using a two-level partitioning method, while PI material properties were extracted via inverse fitting based on thermal warpage measurements. Warpage prediction results were compared against experimental data using maximum warpage as the indicator to validate the extracted PI properties, yielding errors under less than 10% at typical process temperatures. The contribution of RDL build-up, wafer backgrinding, chemical mechanical polishing (CMP), and TSV/TGV interposers to the warpage was also analyzed through simulation, providing insight for process risk evaluation. Finally, an artificial neural network was developed to correlate copper ratios of four RDL layers with wafer warpages for a specific process scenario, offering a potential direction for layout design optimization.Keywords
All Related Versions
This publication has 12 references indexed in Scilit:
- Omnidirectionally Stretchable Spin-Valve Sensor Array with Stable Giant Magnetoresistance PerformanceACS Nano, 2025
- Advanced FOPoP technology in heterogeneous integration: Finite element analysis with element birth and death techniqueSimulation Modelling Practice and Theory, 2024
- Wafer-to-Wafer Bonding Fabrication Process-Induced Wafer WarpageIEEE Transactions on Semiconductor Manufacturing, 2023
- Analysis of warpage of a flip-chip BGA package under thermal loading: Finite element modelling and experimental validationMicroelectronic Engineering, 2023
- Comparison of Mechanical Modeling to Warpage Estimation of RDL-First Fan-Out Panel-Level PackagingIEEE Transactions on Components, Packaging and Manufacturing Technology, 2022
- Etch the borosilicate glass to form a straight through-glass-via based on the FLACE technologyJournal of Micromechanics and Microengineering, 2022
- Investigation of Warpage for Multi-Die Fan-Out Wafer-Level Packaging ProcessMaterials, 2022
- Hybrid Substrate by Fan-Out RDL-First Panel-Level PackagingIEEE Transactions on Components, Packaging and Manufacturing Technology, 2021
- Slit Field Plate Power MOSFET for Improvement of Figure-Of-MeritsIEEE Journal of the Electron Devices Society, 2021
- Warpage and Thermal Characterization of Fan-Out Wafer-Level PackagingIEEE Transactions on Components, Packaging and Manufacturing Technology, 2017