Design and Analysis of Logic-HBM2E Power Delivery System on CoWoS® Platform with Deep Trench Capacitor
Authors:
- 1 June 2020
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 380-385
Abstract
A logic-HBM2E power delivery system on a chip-on-wafer-on-substrate (CoWoS) platform with a deep trench capacitor (DTC) has been designed and analyzed for high performance computing (HPC) applications. The DTC integrated in the silicon interposer of the CoWoS provides the capacitance density of 300 nF/mm 2 and low leakage current of 2 . The impact of the DTC on power integrity of the logic-HBM2E system is investigated. In the logic core area, the system power delivery network (PDN) impedance and the 1 st voltage droop for the CoWoS with the DTC are 93% and 72% lower than those without the DTC. For the HBM2E PHY area, the PDN impedance and simultaneously switching noise (SSN) of VDDQ for the CoWoS with the DTC are 76% and 62% lower than those without the DTC. Moreover, 11.2% and 16.6% unit interval (UI) eye margin are obtained at the data rate of 2.8 and 3.2 Gbps, respectively. These demonstrate the new CoWoS platform with the DTC provides superior power integrity (PI) performance and greatly enhances the system performance for the next generation artificial intelligence (AI) and HPC applications.Keywords
This publication has 14 references indexed in Scilit:
- Wafer-Level Integration of an Advanced Logic-Memory System Through the Second-Generation CoWoS TechnologyIEEE Transactions on Electron Devices, 2017
- Wafer level integration of an advanced logic-memory system through 2nd generation CoWoS® technology2017
- Practical approach to power integrity‐driven design process for power‐delivery networksIET Circuits, Devices & Systems, 2016
- Power-aware signal integrity analysis of DDR4 data bus in onboard memory module2016
- Wafer level system integration for SiP2014
- A manufacturable interposer MIM decoupling capacitor with robust thin high-K dielectric for heterogeneous 3D IC CoWoS wafer level system integration2014
- GPUVolt2014
- Study of BGA package cap for high-performance computing GPU2013
- Reliability evaluation of a CoWoS-enabled 3D IC package2013
- CPU Package Design Optimization for Performance Improvement and Package Cost reduction2006