CNFET-based approximate ternary adders for energy-efficient image processing applications
Authors:
- Atiyeh PanahiAPAtiyeh Panahi
- Fazel SharifiFSFazel Sharifi
- Mohammad Hossein MoaiyeriMMMohammad Hossein Moaiyeri
- Keivan NaviKNKeivan Navi
- 1 November 2016
- journal article
- Published by Elsevier in Microprocessors and Microsystems
- Vol. 47, 454-465
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETsIEEE Transactions on Nanotechnology, 2014
- Design of Efficient and Testable n-Input Logic Gates in Quantum-Dot Cellular AutomataJournal of Computational and Theoretical Nanoscience, 2013
- Efficient Single-Electron Transistor Inverter-Based Logic Circuits and Memory ElementsJournal of Computational and Theoretical Nanoscience, 2013
- New Metrics for the Reliability of Approximate and Probabilistic AddersIEEE Transactions on Computers, 2012
- Efficient CNTFET-based Ternary Full Adder Cells for NanoelectronicsNano-Micro Letters, 2011
- CARBON NANOTUBE FIELD-EFFECT TRANSISTORSInternational Journal of High Speed Electronics and Systems, 2006
- Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuitsProceedings of the IEEE, 2003
- Single-walled carbon nanotube electronicsIEEE Transactions on Nanotechnology, 2002
- Single- and multi-wall carbon nanotube field-effect transistorsApplied Physics Letters, 1998
- Multiple-Valued Logic—its Status and its FutureIEEE Transactions on Computers, 1984