A Calibration Technique for Pipelined ADCs Using Self-Measurement and Histogram-Based Test Methods
Authors:
- Tohid MoosazadehTMTohid Moosazadeh
- Mohammad YavariMYMohammad Yavari
- 21 May 2015
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 62 (9) , 826-830
Abstract
This brief presents a digital background calibration technique for pipelined analog-to-digital converters (ADCs) to correct the capacitor mismatch, finite dc gain, and nonlinearity of residue amplifiers. It estimates the calibration coefficients at start-up by a modified self-measurement method with low-precision stimulation signals in the multistage calibration. Then, during the ADC normal operation, a sliding histogram in the vicinity of the decision boundaries of stage comparators is utilized to adjust the calibration coefficients in order to follow the variation of errors. To do so, the ratio of information achieved from the initial and new histograms is used to update the calibration coefficients. Behavioral simulation results of a 12-bit pipelined ADC show that the proposed calibration technique improves the ADC linearity by more than 4 bits and it is robust against the variation of errors.Keywords
This publication has 11 references indexed in Scilit:
- A 10-Bit 800-MHz 19-mW CMOS ADCIEEE Journal of Solid-State Circuits, 2014
- Histogram Based Deterministic Digital Background Calibration for Pipelined ADCs2014
- A 10-b 1-GHz 33-mW CMOS ADCIEEE Journal of Solid-State Circuits, 2013
- Equalization-Based Digital Background Calibration Technique for Pipelined ADCsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013
- 11 2009 3212 3223 5308589 10.1109/JSSC.2009.2030050 http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=5308589 <![CDATA[A 10-Bit 500-MS/s 55-mW CMOS ADCIEEE Journal of Solid-State Circuits, 2009
- Background Calibration of Pipelined ADCs Via Decision Boundary Gap EstimationIEEE Transactions on Circuits and Systems I: Regular Papers, 2008
- Digital post-correction of front-end track-and-hold circuits in ADCs2006
- Digital Background Correction of Harmonic Distortion in Pipelined ADCsIEEE Transactions on Circuits and Systems I: Regular Papers, 2006
- A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibrationIEEE Journal of Solid-State Circuits, 2005
- A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibrationIEEE Journal of Solid-State Circuits, 2004