HeteroRAGCache: Software-Hardware Co-Design for Efficient RAG Caching using Emerging Memories

This publication has 26 references indexed in Scilit:

• SmartDeCoup: Decoupling the STT-RAM LLC for even write distribution and lifetime improvement
  Journal of Systems Architecture, 2025
• Design of Hierarchical Cache With Hybrid SOT- and STT-MRAM in Multi-Core CPU Environments
  IEEE Transactions on Magnetics, 2024
• Design and Analysis of L3 Cache Embedded-GPU-High Bandwidth Memory Architecture with Reduced Energy and Latency for AI Computing
  2024
• Semiconductor Memory Technologies: State-of-the-Art and Future Trends
  Computer, 2024
• A 9Mb HZO-Based Embedded FeRAM with 10¹²-Cycle Endurance and 5/7ns Read/Write using ECC-Assisted Data Refresh and Offset-Canceled Sense Amplifier
  2023
• Cache performance of NV-STT-MRAM with scale effect and comparison with SRAM
  International Journal of Electronics, 2021
• 24.2 A 14nm-FinFET 1Mb Embedded 1T1R RRAM with a 0.022µm² Cell Size Using Self-Adaptive Delayed Termination and Multi-Cell Reference
  2021
• Opportunities and challenges for spintronics in the microelectronics industry
  Nature Electronics, 2020
• Power-Gated 9T SRAM Cell for Low-Energy Operation
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016
• Impact of Write Pulse and Process Variation on 22 nm FinFET-Based STT-RAM Design: A Device-Architecture Co-Optimization Approach
  IEEE Transactions on Multi-Scale Computing Systems, 2015