Reconfigurable system for high-speed and diversified AES using FPGA

This publication has 21 references indexed in Scilit:

• An AES crypto chip using a high-speed parallel pipelined architecture
  Microprocessors and Microsystems, 2005
• An FPGA implementation of the AES-Rijndael in OCB/ECB modes of operation
  Microelectronics Journal, 2005
• A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA
  2004
• A high-throughput low-cost aes processor
  IEEE Communications Magazine, 2003
• 4.2 Gbit/s single-chip FPGA implementation of AES algorithm
  Electronics Letters, 2003
• Rijndael FPGA Implementations Utilising Look-Up Tables
  Journal of Signal Processing Systems, 2003
• A highly regular and scalable aes hardware architecture
  IEEE Transactions on Computers, 2003
• Design and performance testing of a 2.29-GB/s rijndael processor
  IEEE Journal of Solid-State Circuits, 2003
• Efficient Rijndael Encryption Implementation with Composite Field Arithmetic
  2001
• An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001