Late Breaking Results: Routability-Driven FPGA Macro Placement Considering Complex Cascade Shape and Region Constraints
Open Access
- 23 June 2024
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 1-2
Abstract
Field-programmable gate array (FPGA) macro placement holds a crucial role within the FPGA physical design flow since it substantially influences the subsequent stages of cell placement and routing. In this paper, we propose an effective and efficient routability-driven macro placement algorithm for modern FPGAs with cascade shape and region constraints. To reserve adequate space for cell placement and guarantee routability, we first develop a routability-driven mixed-size analytical global placement (GP) that evenly distributes both macros and cells while considering cascade shape and region constraints. Then, we propose an integer linear programming (ILP)-based cascade shape legalization (LG) followed by matching-based macro legalization to remove macro overlaps while satisfying the region constraints. Finally, a routability-driven detailed macro placement is proposed to refine the solution. Compared with the top contestants of the MLCAD 2023 contest, experimental results show that our algorithm achieves the best overall score and routability.Keywords
Funding Information
- National Key Research and Development Program of China (2022YFB4400500)
- National Natural Science Foundation of China (62104037)
This publication has 5 references indexed in Scilit:
- The 2023 MLCAD FPGA Macro Placement Benchmark Design Suite and Contest Results2023
- High-performance placement for large-scale heterogeneous FPGAs with clock constraints2022
- elfPlace: Electrostatics-Based Placement for Large-Scale Heterogeneous FPGAsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021
- ePlaceACM Transactions on Design Automation of Electronic Systems, 2015
- Fast and Accurate Routing Demand Estimation for Efficient Routability-driven Placement2007