Integration of CMOS, single electron transistors, and quantumdot cellular automata
- 1 June 2009
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 54-58
Abstract
The physical limits associated with CMOS devices require the development of new computational architectures. Quantum-dot cellular automata (QCA) offers a low power, high-speed computational architecture. This paper demonstrates the integration of CMOS, QCA, and SET technologies on a single silicon die. A capacitive voltage divider is used to reduce standard CMOS logic voltage levels to millivolt control voltages for a two-dot QCA cell. SET electrometers are used to read the state of the QCA cell, and the resultant signal is applied to a CMOS voltage comparator, which provides a CMOS logic level voltage output.Keywords
This publication has 9 references indexed in Scilit:
- Quantum-Dot Cellular Automata: Line and Majority Logic GateJapanese Journal of Applied Physics, 1999
- Experimental demonstration of a binary wire for quantum-dot cellular automataApplied Physics Letters, 1999
- Single-electron devices and their applicationsProceedings of the IEEE, 1999
- Differential charge detection for quantum-dot cellular automataJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena, 1997
- Bistable saturation in coupled quantum dots for quantum cellular automataApplied Physics Letters, 1993
- Direct observation of macroscopic charge quantizationZeitschrift für Physik B Condensed Matter, 1991
- Analysis of the kink effect in MOS transistorsIEEE Transactions on Electron Devices, 1990
- Freeze-out effects on NMOS transistor characteristics at 4.2 KIEEE Transactions on Electron Devices, 1989
- Observation of single-electron charging effects in small tunnel junctionsPhysical Review Letters, 1987