TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
Preprint
Abstract
Hardware Trojans (HTs) remain a critical threat because learning-based detectors often overfit to narrow trigger/payload patterns and small, stylized benchmarks. We introduce TrojanGYM, an agentic, LLM-driven framework that automatically curates HT insertions to expose detector blind spots while preserving design correctness. Given high-level HT specifications, a suite of cooperating LLM agents (instantiated with GPT-4, LLaMA-3.3-70B, and Gemini-2.5Pro) proposes and refines RTL modifications that realize diverse triggers and payloads without impacting normal functionality. TrojanGYM implements a feedback-driven benchmark generation loop co-designed with HT detectors, in which constraint-aware syntactic checking and GNN-based HT detectors provide feedback that iteratively refines HT specifications and insertion strategies to better surface detector blind spots. We further propose Robust-GNN4TJ, a new implementation of the GNN4TJ with improved graph extraction, training robustness, and prediction reliability, especially on LLM-generated HT designs. On the most challenging TrojanGYM-generated benchmarks, Robust-GNN4TJ raises HT detection rates from 0% to 60% relative to a prior GNN-based detector. We instantiate TrojanGYM on SRAM, AES-128, and UART designs at RTL level, and show that it systematically produces diverse, functionally correct HTs that reach up to 83.33% evasion rates against modern GNN-based detectors, revealing robustness gaps that are not apparent when these detectors are evaluated solely on existing TrustHub-style benchmarks. Post peer-review, we will release all codes and artifacts.Keywords
All Related Versions
This publication has 13 references indexed in Scilit:
- TrojanWhisper: Evaluating Pre-Trained LLMs to Detect and Localize Hardware TrojansIEEE Access, 2026
- SAND: A Self-supervised and Adaptive NAS-Driven Framework for Hardware Trojan Detection2026
- Graph Neural Networks for Integrated Circuit Design, Reliability, and Security: Survey and ToolACM Computing Surveys, 2025
- SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design2025
- VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination2025
- VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding2025
- DeepRTL2: A Versatile Model for RTL-Related Tasks2025
- VeriGen: A Large Language Model for Verilog Code GenerationACM Transactions on Design Automation of Electronic Systems, 2024
- Trojan playground: a reinforcement learning framework for hardware Trojan insertion and detectionThe Journal of Supercomputing, 2024
- Scalable Detection of Hardware Trojans Using ATPG-Based Activation of Rare EventsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023