Hardware Architecture Proposal for TEDA algorithm to Data Streaming Anomaly Detection
Preprint
Abstract
The amount of data in real-time, such as time series and streaming data, available today continues to grow. Being able to analyze this data the moment it arrives can bring an immense added value. However, it also requires a lot of computational effort and new acceleration techniques. As a possible solution to this problem, this paper proposes a hardware architecture for Typicality and Eccentricity Data Analytic (TEDA) algorithm implemented on Field Programmable Gate Arrays (FPGA) for use in data streaming anomaly detection. TEDA is based on a new approach to outlier detection in the data stream context. In order to validate the proposals, results of the occupation and throughput of the proposed hardware are presented. Besides, the bit accurate simulation results are also presented. The project aims to Xilinx Virtex-6 xc6vlx240t-1ff1156 as the target FPGA.Keywords
All Related Versions
This publication has 23 references indexed in Scilit:
- Deep Neural Network Hardware Implementation Based on Stacked Sparse AutoencoderIEEE Access, 2019
- High-Performance Parallel Implementation of Genetic Algorithm on FPGACircuits, Systems, and Signal Processing, 2019
- Parallel Implementation of Reinforcement Learning Q-Learning Technique for FPGAIEEE Access, 2018
- Unsupervised real-time anomaly detection for streaming dataNeurocomputing, 2017
- An evolving approach to unsupervised and Real-Time fault detection in industrial processesExpert Systems with Applications, 2016
- Evolving Classifier TEDAClass for Big DataProcedia Computer Science, 2015
- The rise of “big data” on cloud computing: Review and open research issuesInformation Systems, 2015
- Anomaly detection based on eccentricity analysis2014
- On typicality and vaguenessCognition, 1997
- On-line fault detection and diagnosis obtained by implementing neural algorithms on a digital signal processorIEEE Transactions on Instrumentation and Measurement, 1996