Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability
- 9 September 2010
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 30 (5) , 66-75
Abstract
The Merasa project aims to achieve a breakthrough in hardware design, hard real-time support in system software, and worst-case execution time analysis tools for embedded multicore processors. The project focuses on developing multicore processor designs for hard real-time embedded systems and techniques to guarantee the analyzability and timing predictability of every feature provided by the processor.Keywords
This publication has 14 references indexed in Scilit:
- RTOS Support for Parallel Execution of Hard Real-Time Applications on the MERASA Multi-core Processor2010
- Hardware support for WCET analysis of hard real-time multicore systems2009
- Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009
- Time-Predictable Computer ArchitectureEURASIP Journal on Embedded Systems, 2009
- Predictable dynamic instruction scratchpad for simultaneous multithreaded processors2008
- Predictable programming on a precision timed architecture2008
- Exploiting spare resources of in-order SMT processors executing hard real-time threads2008
- Static Loop Bound Analysis of C Programs Based on Flow Analysis and Abstract Interpretation2008
- Virtual multiprocessor2005
- Performance analysis of embedded software using implicit path enumeration1995