A High Speed Fully Integrated Capacitive Digital Isolation System in 0.35 µm CMOS for Industrial Sensor Interfaces
Authors:
- 13 June 2021
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-4
Abstract
This work presents the implementation and simulation of a high speed fully integrated capacitive digital isolation system in 0.35 µm CMOS process. Pulse amplitude modulation scheme was adopted for the proposed design to allow high data rates while maintaining a small integration area compared to the current state-of-art works. The proposed modulation scheme eliminates the need of additional larger on-chip capacitor to support low-frequency operation. Simulation results show that the proposed system supports a wide range of data rates between 50 kbps and 500 Mbps. Moreover, the design shows a propagation delay of only 2 ns from input to output, which allows fast operation.Keywords
This publication has 9 references indexed in Scilit:
- A Fully Integrated On-Chip Inductive Digital Isolator: Design Investigation and Simulation2020
- A Versatile SoC/SiP Sensor Interface for Industrial Applications: Design Considerations2019
- Highly Integrated Galvanically Isolated Systems for Data/Power Transfer2019
- A 500-Mbps Digital Isolator Circuits using Counter-Pulse Immune Receiver Scheme for Power Electronics2019
- A Compact 6 ns Propagation Delay 200 Mbps $100\ \text{kV}/\mu \mathrm{s}$ CMR Capacitively Coupled Direction Configurable 4-Channel Digital Isolator in Standard CMOS2018
- A 2.5 kV Isolation 35 kV/us CMR 250 Mbps Digital Isolator in Standard CMOS With a Small Transformer Driving TechniqueIEEE Journal of Solid-State Circuits, 2011
- Manufacturing challenges and method of fabrication of on-chip capacitive digital isolators2007
- Monolithic digital galvanic isolation buffer fabricated in silicon on sapphire CMOSElectronics Letters, 2005
- A high-voltage monolithic isolator for a communication network interfaceIEEE Transactions on Electron Devices, 2002