Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators
Author:
- 9 December 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 55 (11) , 1119-1123
Abstract
We present a simple, intuitive technique to compensate the loop filter transfer function for excess delay in low-pass continuous-time DeltaSigma modulators. Conventional methods of finding the appropriate filter coefficients to account for loop delay work in the z-domain, leading to cumbersome algebra. We show that the same objective can be accomplished entirely in the continuous-time domain, resulting in a procedure that lends itself to hand calculations, even for high order modulators. We derive closed-form expressions for the loop filter coefficients in modulators using nonreturn-to-zero and return-to-zero digital-to-analog converters. Simulation results confirming the theory are given.Keywords
This publication has 8 references indexed in Scilit:
- A Power Optimized Continuous-Time $\Delta \Sigma $ ADC for Audio ApplicationsIEEE Journal of Solid-State Circuits, 2008
- A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOBIEEE Journal of Solid-State Circuits, 2006
- A 32-mW 320-MHz Continuous-Time Complex Delta-Sigma ADC for Multi-Mode Wireless-LAN ReceiversIEEE Journal of Solid-State Circuits, 2006
- A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolutionIEEE Journal of Solid-State Circuits, 2004
- A methodology for designing continuous-time sigma-delta modulators2002
- Excess loop delay effects in continuous-time delta-sigma modulators and the compensation solution2002
- Excess loop delay in continuous-time delta-sigma modulatorsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- Delta-Sigma Data Converters1996