High‐speed sub‐threshold operation of carbon nanotube interconnects
Open Access
- 30 May 2019
- journal article
- research article
- Published by Institution of Engineering and Technology (IET) in IET Circuits, Devices & Systems
- Vol. 13 (4) , 526-533
Abstract
Sub‐threshold voltage operated circuits are the future for ultra‐low‐power applications. These circuits are inherently slow due to the very small sub‐threshold currents. Here, the authors propose two approaches for improving the speed of SWCNT bundle interconnects driven by CNTFET‐based circuits under sub‐threshold conditions. First, the authors modulate the channel length of the CNTFETs that are used in the driver circuits to increase sub‐threshold output current. The output current is maximum when the channel length is optimised to 15 nm. Second, the authors design driver circuits made of CNTFET‐based inverters and transmission gates for SWCNT bundle interconnects at sub‐threshold voltages. The authors consider five different configurations of the driver and load circuits. SPICE simulations show that transmission gates play a vital role in driver circuits by reducing the propagation delay and increasing the switching speed at high frequencies. Finally, the authors perform temperature‐dependent analysis of the best cases from the proposed circuits and show that the propagation delay and power dissipated by them increases drastically at increased temperatures up to 500 K.Keywords
This publication has 34 references indexed in Scilit:
- Bias and geometry optimization of FinFET for RF stability performanceJournal of Computational Electronics, 2013
- Interconnect optimization to enhance the performance of subthreshold circuitsMicroelectronics Journal, 2013
- Demystifying SWCNT-bundle-interconnects inductive behavior through novel modelingJournal of Computational Electronics, 2012
- Towards realisation of mixed carbon nanotube bundles as VLSI interconnects: A reviewNano Communication Networks, 2012
- Dynamic crosstalk effect in mixed CNT bundle interconnectsElectronics Letters, 2012
- Sub-10 nm Carbon Nanotube TransistorNano Letters, 2012
- Ultra-low-power signaling challenges for subthreshold global interconnectsIntegration, 2011
- Designing digital subthreshold CMOS circuits using parallel transistor stacksElectronics Letters, 2011
- Length scaling of carbon nanotube transistorsNature Nanotechnology, 2010
- A 1 GHz Integrated Circuit with Carbon Nanotube Interconnects and Silicon TransistorsNano Letters, 2008