Cryogenic Temperature Effects on 16nm FinFet Performance and Mismatch
Authors:
- 9 September 2024
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 341-344
Abstract
We present a full electrical characterization of a commercial 16 nm FinFet technology conducted at six different temperatures, from 300 K to 4.2 K. First, we explore the electrical performance, with particular emphasis on the unconventional oscillatory behavior observed in strong inversion at temperatures below 50 K. This is usually attributed to the 1D subbands filling by the inversion carriers. We then introduce a Lambert-W function-based model to extract the devices’ main figures of merit, and its effectiveness is demonstrated down to liquid helium temperature. Finally, we investigate device to device variability. Although the impact of the above-mentioned oscillations worsens the local variability at cryogenic temperature, 16 nm FinFet technology electrical and mismatch performance surpasses the planar technology ones.Keywords
This publication has 14 references indexed in Scilit:
- Temperature Dependent Mismatch and Variability in a Cryo-CMOS Array with 30k Transistors2022
- Lambert-W function-based parameter extraction for FDSOI MOSFETs down to deep cryogenic temperaturesSolid-State Electronics, 2021
- CMOS-based cryogenic control of silicon quantum circuitsNature, 2021
- On the modelling of temperature dependence of subthreshold swing in MOSFETs down to cryogenic temperatureSolid-State Electronics, 2020
- Subthreshold Mismatch in Nanometer CMOS at Cryogenic TemperaturesIEEE Journal of the Electron Devices Society, 2020
- Cryogenic MOSFET Threshold Voltage Model2019
- Self-heating-aware CMOS reliability characterization using degradation maps2018
- In depth characterization of electron transport in 14 nm FD-SOI CMOS devicesSolid-State Electronics, 2015
- Full gate voltage range Lambert-function based methodology for FDSOI MOSFET parameter extractionSolid-State Electronics, 2015
- Low-temperature transport characteristics in SOI and sSOI nanowires down to 8nm width: Evidence of IDS and mobility oscillations2013