Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation
Authors:
- Sherif A. TawfikSTSherif A. Tawfik
- Volkan KursunVolkan Kursun
- 1 March 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 855-860
Abstract
A new six transistor (6 T) SRAM cell with PMOS access transistors is proposed in this paper for reducing the leakage power consumption while enhancing the data stability and the integration density of FinFET memory circuits. With the proposed SRAM circuit, the voltage disturbance at the data storage nodes during a read operation is reduced by utilizing PMOS access transistors. The read stability is enhanced by 60% while reducing the leakage power by 21% as compared to a standard tied-gate FinFET SRAM cell with the same size transistors. One gate of each pull-up FinFET of the cross- coupled inverters is permanently disabled in order to achieve write-ability with minimum sized transistors. The proposed independent-gate FinFET SRAM circuit with P-type data access transistors reduces the idle mode leakage power, the read power, the write power, and the cell area by 61%, 20%, 11.4%, and 17.5%, respectively, as compared to a standard tied-gate FinFET SRAM cell sized for similar data stability in a 32 nm FinFET technology.Keywords
This publication has 10 references indexed in Scilit:
- Low Power and Stable FinFET SRAM with Static Independent Gate Bias for Enhanced Integration Density2007
- Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs With Asymmetric Gate-Oxide ThicknessesIEEE Electron Device Letters, 2007
- A Comparative Study of 6T and 4T SRAM Cells in Double-Gate CMOS with Statistical Variation2007
- Leakage-Aware Design of Nanometer SoC2007
- High Read Stability and Low Leakage Cache Memory Cell2007
- 4-terminal FinFETs with high threshold voltage controllahility2004
- Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology2004
- Turning silicon on its edgeIEEE Circuits and Devices Magazine, 2004
- Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation2003
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987