Low complexity bit-parallel systolic architecture for computing C+AB2 over a class of GF(2 )
Authors:
- 1 August 2004
- journal article
- Published by Elsevier in Integration
- Vol. 37 (3) , 167-176
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Systolic architectures for inversion/division using AB2 circuits in GF(2 )Integration, 2003
- Architectural design of a three dimensional FPGA2002
- Bit-parallel systolic multipliers for GF(2/sup m/) fields defined by all-one and equally spaced polynomialsIEEE Transactions on Computers, 2001
- New systolic arrays for C+AB/sup 2/, inversion, and division in GF(2/sup m/)IEEE Transactions on Computers, 2000
- A systolic power-sum circuit for GF(2/sup m/)IEEE Transactions on Computers, 1994
- Structure of parallel multipliers for a class of fields GF(2m)Information and Computation, 1989