RSMCC: Enabling Ring-based Software Managed Cache-Coherent Embedded SoCs
- 1 March 2020
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 131-135
Abstract
Modern embedded heterogeneous Systems-on-Chip (SoCs) integrate differentiated memory hierarchy which require the programmer to undertake mostly simple, software-driven coherence protocols to optimize data-parallel applications. This paper presents a hybrid ring-based cache coherent multi-core architecture and a framework to develop memory hierarchy protocols customized to system constraints and workload needs. The ring protocol is developed in software over a typical mesh Network-on-Chip (NoC) which is used to convey cache coherent messages. Management and system monitoring operations utilize the NoC hardware routing protocol to achieve speed and minimize software interference and overheads. The software cache coherent management protocol lays on top of a typical shared memory programming model and facilitates easy user-level control and integration with user application, while removing concerns for data allocation for scratchpad-based systems.Keywords
This publication has 17 references indexed in Scilit:
- Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad Memory--Based ArchitecturesACM Transactions on Design Automation of Electronic Systems, 2016
- Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures2015
- SCORPIOACM SIGARCH Computer Architecture News, 2014
- Protozoa2013
- SSDM2013
- Scaling the bandwidth wall2009
- Coherence Ordering for Ring-based Chip Multiprocessors2006
- Software-based instruction caching for embedded processors2006
- HERMES: an infrastructure for low area overhead packet-switching networks on chipIntegration, 2004
- A fully associative software-managed cache design2000