A 58.9—73.7-GHz Quadrature Dual-Core Class-F 3,5 Oscillator with Tail-Assisted Implicit Quintupling
Open Access
- 3 June 2026
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Solid-State Circuits Letters
- Vol. PP, 1
Abstract
We introduce a new class-F3,5 oscillator topology that enables quadrature operation by duplicating a conventional class-F3 oscillator core and electro-magnetically coupling the two cores through a pair of additional coils feeding source terminals of the gm transistors. The coupling network enhances the 5th-harmonic component, enabling efficient extraction and quadrature operation across the 58.9—73.7-GHz mm-wave frequency range (22.6%). Fabricated in 22nm FD-SOI, the class-F3,5 oscillator achieves an average phase noise of –124.4 dBc/Hz at a 10MHz offset, resulting in 188/195 dB FoM/FoMT.Keywords
Funding Information
- Research Ireland (13/RC/2077_P2)
- Research Ireland (21/RP2TF/10019)
This publication has 14 references indexed in Scilit:
- A 54.6-65.1 GHz Multi-Path-Synchronized 16-Core Oscillator Achieving -131.4 dBc/Hz PN and 195.8 dBc/Hz FoMT at 10 MHz Offset in 65nm CMOS2024
- An 86.5-105.6GHz LO Generator with Cascaded Implicit Frequency Quintupling and Tripling Achieving -107.7 dBc/Hz Phase Noise and 191. 2dBc/Hz FoM at 1MHz Offset2023
- 8.4 An 83.3-to-104.7GHz Harmonic-Extraction VCO Incorporating Multi-Resonance, Multi-Core, and Multi-Mode (3M) Techniques Achieving -124dBc/Hz Absolute PN and 190.7dBc/Hz $\text{FoM}_{\mathrm{T}}$2023
- A 30-GHz Class-F Quadrature DCO Using Phase Shifts Between Drain–Gate–Source for Low Flicker Phase Noise and I/Q ExactnessIEEE Journal of Solid-State Circuits, 2023
- 20.3 A 60GHz 186.5dBc/Hz FoM Quad-Core Fundamental VCO Using Circular Triple-Coupled Transformer with No Mode Ambiguity in 65nm CMOS2021
- A Low-Flicker-Noise 30-GHz Class-F23 Oscillator in 28-nm CMOS Using Implicit Resonance and Explicit Common-Mode Return PathIEEE Journal of Solid-State Circuits, 2018
- A 60 GHz Frequency Generator Based on a 20 GHz Oscillator and an Implicit MultiplierIEEE Journal of Solid-State Circuits, 2016
- A Low-Power Low-Noise mm-Wave Subsampling PLL Using Dual-Step-Mixing ILFD and Tail-Coupling Quadrature Injection-Locked Oscillator for IEEE 802.11adIEEE Journal of Solid-State Circuits, 2016
- A 42 mW 200 fs-Jitter 60 GHz Sub-Sampling PLL in 40 nm CMOSIEEE Journal of Solid-State Circuits, 2015
- A Class-F CMOS OscillatorIEEE Journal of Solid-State Circuits, 2013