Modeling the Thermal and Power Control Subsystem in HPC Processors
Authors:
- 23 August 2022
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 397-402
Abstract
In the last decade, high-performance multi-core processors have become pervasive. Processors with high cores count, multi-die SoC configuration with multiple heterogeneous units, and accelerators are commonplace today, while tailored and specific operating points are required for efficient execution of applications. In this scenario, an advanced and configurable Power Controller System (PCS) is essential to meet power and thermal constraints, as it is not effective to rely on simple reactive control policies with static conservative margins on the operating points. This paper provides a mathematical model of an HPC processor and the different control approaches implemented in state-of-the-art PCS solutions. In particular, we are comparing the performance of a custom cascade model-based control algorithm that favors cores executing more demanding workloads with the IBM Power9 control algorithm used as a reference design. The results show an average increase in the number of retired instructions of 3.46 %, with a peak of 6.45 % increase for the cores executing more demanding instructions. - Modeling, Simulation, Nonlinear systemsKeywords
This publication has 10 references indexed in Scilit:
- An Open-Source Scalable Thermal and Power Controller for HPC Processors2020
- There’s plenty of room at the Top: What will drive computer performance after Moore’s law?Science, 2020
- A PULP-based Parallel Power Controller for Future Exascale Systems2019
- Energy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on Performance2019
- “Zeppelin”: An SoC for Multichip ArchitecturesIEEE Journal of Solid-State Circuits, 2018
- RAPL in ActionACM Transactions on Modeling and Performance Evaluation of Computing Systems, 2018
- Power/Performance Controlling Techniques in OpenPOWER2017
- Modeling and characterization of the system-level Power Delivery Network for a dual-core ARM Cortex-A57 cluster in 28nm CMOS2015
- Bias-Compensated Least Squares Identification of Distributed Thermal Models for Many-Core Systems-on-ChipIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- An Effective Gray-Box Identification Procedure for Multicore Thermal ModelingIEEE Transactions on Computers, 2012