Rankings
Publications
Search Publications
Cited-by Search
Sources
Publishers
Scholars
Scholars
Top Cited Scholars
Organizations
About
Scilit
About Us
Advisory Board
Data Sources
Career
Support / Contact
User Guide
Publisher User
Search Function
Rankings Function
API Resource
Scilit Knowledge
Metrics
Scilit Recognitions
Publications Classification
Media
News
Blog
Login
Register
Home
Publications
Oxide-Based CMOS Logic Circuits Enabled by Monolithically 3D Stacked SnO x p-FET and IGZO n-FET With Matched Threshold Voltage
Publication with shared reference
10.1109/led.2025.3635160
Home
Publications
Oxide-Based CMOS Logic Circuits Enabled by Monolithically 3D Stacked SnO x p-FET and IGZO n-FET With Matched Threshold Voltage
Publication with shared reference
10.1109/led.2025.3635160
Publications with shared reference:
Oxide-Based CMOS Logic Circuits Enabled by Monolithically 3D Stacked SnO
x
p-FET and IGZO n-FET With Matched Threshold Voltage
0
publications found
Export
Export
Analytics view
Analytics view
Scroll to top