Oxide-Based CMOS Logic Circuits Enabled by Monolithically 3D Stacked SnO x p-FET and IGZO n-FET With Matched Threshold Voltage
- 20 November 2025
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 47 (2) , 317-320
Abstract
Low-temperature processable oxide-based devices provide a promising avenue to monolithic 3D (M3D) IC chips. Here, oxide-based complementary metal-oxide-semiconductor (CMOS) logic circuits consisting of M3D stacked field effect transistors (FETs) – SnO ${}_{\mathbf {x}}$ p-FET at the bottom and IGZO n-FET at the top are reported. By controlling the deposition process and keeping the entire fabrication thermal budget below $250~^{\circ }$ C suitable for BEOL integration process, excellent uniformity and matched threshold voltage ( ${V} _{\mathbf {th}}$ ) of 0.5 V are achieved for both types of devices. As a result, minimally skewed operation of the stacked inverter is ensued, with voltage gain reaching a decently high value of 100.6 V/V at a V ${}_{\mathbf {DD}}$ of 1.5 V. Key logic gates utilizing the M3D stacked FETs including NAND, NOR, and SRAM cell were first demonstrated (SnO ${}_{\mathbf {x}}$ p-FET based), showing robust and reliable logical functionality, together with a three-stage ring oscillator achieving a ringing frequency up to 62.5 kHz at a ${V} _{\mathbf {DD}}$ of 2.5 V.Keywords
Funding Information
- National Key Research and Development Project of China (2023YFB2806300)
- National Natural Science Foundation of China (W2532048)
- National Natural Science Foundation of China (62174074)
- National Natural Science Foundation of China (62104091)
- National Natural Science Foundation of China (52273246)
- Shenzhen Municipal Fundamental Research Program (JCYJ20220530115014032)
- Shenzhen Municipal Fundamental Research Program (JCYJ20220530115204009)
- Zhujiang Young Talent Program (2021QN02X362)
- Guangdong Provincial Department of Education Innovation Team Program (2021KCXTD012)
- School of Microelectronics - CIMCube Technology (SME-CIMCube) Joint Laboratory and Guangdong Provincial Engineering Research Center of 3-D Integration
This publication has 21 references indexed in Scilit:
- p-Type Oxide Thin-Film Transistor with Unprecedented Hole Field-Effect Mobility for an All-Oxide CMOS CFET-like Inverter Suitable for Monolithic 3D IntegrationNano Letters, 2024
- CMOS backend-of-line compatible memory array and logic circuitries enabled by high performance atomic layer deposited ZnO thin-film transistorNature Communications, 2023
- Multi-pulse atomic layer deposition of p-type SnO thin films: growth processes and the effect on TFT performanceJournal of Materials Chemistry C, 2023
- Progress, Challenges, and Opportunities in Oxide Semiconductor Devices: A Key Building Block for Applications Ranging from Display Backplanes to 3D Integrated Semiconductor ChipsAdvanced Materials, 2023
- Demonstration and analysis of ambipolar SnO inverter with high gainApplied Physics Letters, 2023
- First Demonstration of Heterogeneous IGZO/Si CFET Monolithic 3D Integration with Dual Workfunction Gate for Ultra Low-power SRAM and RF Applications2021
- All WSe2 1T1R resistive RAM cell for future monolithic 3D embedded memory integrationNature Communications, 2019
- Investigation on dependency mechanism of inverter voltage gain on current level of photo stressed depletion mode thin-film transistorsSolid-State Electronics, 2019
- The era of hyper-scaling in electronicsNature Electronics, 2018
- A review of recent MOSFET threshold voltage extraction methodsMicroelectronics Reliability, 2002