On identifying don't care inputs of test patterns for combinational circuits

This publication has 13 references indexed in Scilit:

• Delay testing considering power supply noise effects
  2003
• A distributed BIST control scheme for complex VLSI devices
  2002
• Reduced scan shift: a new testing method for sequential circuits
  2002
• Built-in self testing of sequential circuits using precomputed test sets
  2002
• Static compaction techniques to control scan vector power dissipation
  2002
• ATPG for heat dissipation minimization during test application
  IEEE Transactions on Computers, 1998
• Compact test sets for high defect coverage
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997
• Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
• An algorithm to reduce test application time in full scan designs
  1992
• SOCRATES: a highly efficient automatic test pattern generation system
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988