A distributed BIST control scheme for complex VLSI devices

This publication has 12 references indexed in Scilit:

• BIST and boundary-scan for board level test: test program pseudocode
  2003
• Boundary scan with cellular-based built-in self-test
  2003
• Functional tests for arbitration SRAM-type FIFOs
  2003
• Hierarchical self-test concept based on the JTAG standard
  2002
• Test scheduling in high performance VLSI system implementations
  IEEE Transactions on Computers, 1992
• Implementing macro test in silicon compiler design
  IEEE Design & Test of Computers, 1990
• Built-in checking of the correct self-test signature
  IEEE Transactions on Computers, 1988
• Concurrent control of multiple BIT structures
  1988
• Macro Testing: Unifying IC And Board Test
  IEEE Design & Test of Computers, 1986
• Test Schedules for VLSI Circuits Having Built-In Test Hardware
  IEEE Transactions on Computers, 1986