Evaluating Emerging AI/ML Accelerators: IPU, RDU, and NVIDIA/AMD GPUs
Open Access
- 7 May 2024
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 14-20
Abstract
The relentless advancement of artificial intelligence (AI) and machine learning (ML) applications necessitates the development of specialized hardware accelerators capable of handling the increasing complexity and computational demands. Traditional computing architectures, based on the von Neumann model, are being outstripped by the requirements of contemporary AI/ML algorithms, leading to a surge in the creation of accelerators like the Graphcore Intelligence Processing Unit (IPU), Sambanova Reconfigurable Dataflow Unit (RDU), and enhanced GPU platforms. These hardware accelerators are characterized by their innovative data-flow architectures and other design optimizations that promise to deliver superior performance and energy efficiency for AI/ML tasks. This research provides a preliminary evaluation and comparison of these commercial AI/ML accelerators, delving into their hardware and software design features to discern their strengths and unique capabilities. By conducting a series of benchmark evaluations on common DNN operators and other AI/ML workloads, we aim to illuminate the advantages of data-flow architectures over conventional processor designs and offer insights into the performance trade-offs of each platform. The findings from our study will serve as a valuable reference for the design and performance expectations of research prototypes, thereby facilitating the development of next-generation hardware accelerators tailored for the ever-evolving landscape of AI/ML applications. Through this analysis, we aspire to contribute to the broader understanding of current accelerator technologies and to provide guidance for future innovations in the field.Keywords
All Related Versions
Funding Information
- Department of Energy Office of Science (66150)
This publication has 10 references indexed in Scilit:
- SambaNova SN10 RDU: A 7nm Dataflow Architecture to Accelerate Software 2.02022
- Spatial: a language and compiler for application accelerators2018
- MobileNetV2: Inverted Residuals and Linear Bottlenecks2018
- Plasticine: A Reconfigurable Accelerator for Parallel PatternsIEEE Micro, 2018
- ImageNet classification with deep convolutional neural networksCommunications of the ACM, 2017
- Deep Residual Learning for Image Recognition2016
- The university of Florida sparse matrix collectionACM Transactions on Mathematical Software, 2011
- Coarse grain reconfigurable architectures2002
- Simultaneous multithreading1995
- A bridging model for parallel computationCommunications of the ACM, 1990