Highly Controllable Polarity in Two-Dimensional Vertical Transistors
- 3 October 2026
- journal article
- Published by American Chemical Society (ACS) in The Journal of Physical Chemistry Letters
- Vol. 17 (41) , 11829-11835
Abstract
Two-dimensional (2D) vertical transistors, featuring atomically thin channels and an inherent vertical architecture, hold extensive promise for ultrascaled electronics. However, achieving reliable polarity control in such devices has remained a persistent challenge over the past decade. Here, we demonstrate a vertical MoTe2 transistor with highly controllable polarity. By implementing van der Waals (vdW) integration for both contacts, the carrier injection barrier can be effectively modulated via the work functions of the electrodes. Leveraging the favorable band alignment with graphene and the narrow bandgap of MoTe2, we achieve selective n-type and p-type operation using Ag and Pt top contacts, respectively. Furthermore, through graphene work-function engineering, we optimize the switching performance, realizing an on/off ratio exceeding 104 in a ∼5 nm p-type MoTe2 vertical transistor, surpassing all previously reported p-type 2D vertical transistors based on graphene/TMD/metal architectures. Finally, we integrate two vertical transistors of opposite polarities, fabricated from graphene/MoTe2 heterostructure with different top contacts, to demonstrate a complementary inverter on a single chip. Our work not only provides a viable strategy for polarity control in vertical heterostructures but also suggests a potential pathway toward complementary circuits based on 2D vertical transistors.Keywords
Funding Information
- China Postdoctoral Science Foundation (2023M731047)
- China Postdoctoral Science Foundation (2024T170259)
- National Natural Science Foundation of China (NSFC) (62404076)
- National Natural Science Foundation of China (NSFC) (62404078)
- Natural Science Foundation of Hunan Province (2023JJ40171)
This publication has 34 references indexed in Scilit:
- High On/Off Current Ratio and Ultrashort Channel p-Type Vertical FET Realized by Plasma Oxidation of WSe2ACS Applied Electronic Materials, 2025
- Polymer-Free and Dry Patterning of Wafer-Scale Two-Dimensional Semiconductors via van der Waals DelaminationNano Letters, 2025
- P-Type Vertical FETs Realized by Using Fermi-Level Pinning-Free 2D Metallic ElectrodesNano Letters, 2024
- van der Waals Contact for Two-Dimensional Transition Metal DichalcogenidesChemical Reviews, 2024
- Realizing On/Off Ratios over 104 for Sub-2 nm Vertical TransistorsNano Letters, 2023
- High‐Density Vertical Transistors with Pitch Size Down to 20 nmAdvanced Science, 2023
- Control of the Schottky Barrier and Contact Resistance at Metal–WSe2 Interfaces by Polymeric DopingAdvanced Electronic Materials, 2020
- Analog Circuit Applications Based on Ambipolar Graphene/MoTe2 Vertical TransistorsAdvanced Electronic Materials, 2018
- Low‐Voltage Complementary Electronics from Ion‐Gel‐Gated Vertical Van der Waals HeterostructuresAdvanced Materials, 2016
- Highly Stable and Tunable n-Type Graphene Field-Effect Transistors with Poly(vinyl alcohol) FilmsACS Applied Materials & Interfaces, 2015