Low leakage Schmitt trigger logic circuits design with improved noise immunity for energy-constrained applications

This publication has 23 references indexed in Scilit:

• IVATS: A Leakage Reduction Technique Based on Input Vector Analysis and Transistor Stacking in CMOS Circuits
  2023
• Soft error hardened voltage bootstrapped Schmitt trigger design for reliable circuits
  Microelectronics Reliability, 2021
• Noise-immune design of Schmitt trigger logic gate using DTMOS for sub-threshold circuits
  2013
• Internet of Things (IoT): A vision, architectural elements, and future directions
  Future Generation Computer Systems, 2013
• A cubic-millimeter energy-autonomous wireless intraocular pressure monitor
  2011
• A Low-Voltage Processor for Sensing Applications With Picowatt Standby Mode
  IEEE Journal of Solid-State Circuits, 2009
• A 135mV 0.13μW process tolerant 6T subthreshold DTMOS SRAM in 90nm technology
  2008
• Exploring Variability and Performance in a Sub-200-mV Processor
  IEEE Journal of Solid-State Circuits, 2008
• A 180-mV subthreshold FFT processor using a minimum energy design methodology
  IEEE Journal of Solid-State Circuits, 2005
• Low voltage CMOS Schmitt trigger circuits
  Electronics Letters, 2003