Abstract
Since high efficiency and low cost have become the leading trend of semiconductor packaging, dual-arms chips mounters have been widely used to eliminate the time delays and improve the efficiency. However, the auxiliary motion is required to avoid spatial interference, which increases the complexity of trajectory. In addition, the motion parameters need to be constantly adjusted online to balance the chips patch efficiency and operation stability. Whereas chips placement efficiency needs to online monitor, which is laborious, difficult to adjust the motion parameters rapidly. To off-line analyze the packaging efficiency, this paper establishes a calculation model for chips patch efficiency of dual-arms mounter, which accurately establish the quantitative relationship between motion parameters and efficiency, narrowing the selection range of motion parameters. Firstly, the process sequence of chips patch is constructed, and the efficiency calculation model is established. Secondly, considering the characteristics of the time-varying displacement, the method for solving the running time of each process under the flexible velocity control is proposed. Then, the chips patch efficiency is calculated for different parameters, and the effects of the motion parameters and the lead frame structures on chips patch efficiency are investigated, so as to optimize motion parameters. And simulation and calculation results of PTP motion are in good agreement with the experimental results, which provide an effective guidance for accurately calculating chips patch efficiency off-line and lays a foundation for selecting motion parameters.
Funding Information
  • National Key Research and Development Program of China (2018YFA0704603)
  • National Natural Science Foundation of China (51975098, U1937602)
  • Applied Basic Research Program of Liaoning Province (2022JH2/101300220)
  • Fundamental Research Funds for the Central Universities

This publication has 28 references indexed in Scilit: