Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical Links
Authors:
- Florian DarveFDFlorian Darve
- Abbas SheibanyradASAbbas Sheibanyrad
- Pascal VivetPVPascal Vivet
- Frederic PetrotFPFrederic Petrot
- 1 July 2011
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 21593469,p. 25-30
Abstract
This paper details the design and implementation of an asynchronous 3D-NoC router using a novel serialization scheme in the vertical directions which targets 3D production oriented processes. A study of the router cost has been conducted for medium and high density TSVs on 65nm and 32nm nodes. A router integrating the serial link has been implemented in 65nm using medium density TSVs. The serial link provides a throughput of 16 Gb/s for an area gain of 57%, and an additional cost of one NoC routing hop in latency and in energy.Keywords
This publication has 13 references indexed in Scilit:
- A fully-asynchronous low-power framework for GALS NoC integration2010
- Multisynchronous and Fully Asynchronous NoCs for GALS ArchitecturesIEEE Design & Test of Computers, 2008
- Globally Asynchronous, Locally Synchronous Circuits: Overview and OutlookIEEE Design & Test of Computers, 2007
- 3-D Topologies for Networks-on-ChipIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007
- A novel dimensionally-decomposed router for on-chip communication in 3D architectures2007
- Fast Asynchronous Shift Register for Bit-Serial Communication2006
- Demystifying 3D ICs: The Pros and Cons of Going VerticalIEEE Design & Test of Computers, 2005
- Fourteen ways to fool your synchronizer2003
- Chain: a delay-insensitive chip area interconnectIEEE Micro, 2002
- Clock distribution networks in synchronous digital integrated circuitsProceedings of the IEEE, 2001