High Transport Si/SiGe Heterostructures for CMOS Transistors with Orientation and Strain Enhanced Mobility
Authors:
- 1 January 2011
- journal article
- Published by Institute of Electronics, Information and Communications Engineers (IEICE) in IEICE Transactions on Electronics
- Vol. E94-C (5) , 712-716
Abstract
We have demonstrated high mobility MOS transistors on high quality epitaxial SiGe films selectively grown on Si (100) substrates. The hole mobility enhancement afforded intrinsically by the SiGe channel (60%) is further increased by an optimized Si cap (40%) process, resulting in a combined ∼100% enhancement over Si channels. Surface orientation, channel direction, and uniaxial strain technologies for SiGe channels CMOS further enhance transistor performances. On a (110) surface, the hole mobility of SiGe pMOS is greater on a (110) surface than on a (100) surface. Both electron and hole mobility on SiGe (110) surfaces are further enhanced in a channel direction with appropriate uniaxial channel strain. We finally address low drive current issue of Ge-based nMOSFET. The poor electron transport property is primarily attributed to the intrinsically low density of state and high conductivity effective masses. Results are supported by interface trap density (Dit) and specific contact resistivity (ρc).Keywords
This publication has 8 references indexed in Scilit:
- SiGe CMOS on (110) channel orientation with mobility boosters : Surface orientation, channel directions, and uniaxial strain2010
- Record-high electron mobility in Ge n-MOSFETs exceeding Si universality2009
- High performance GeO2/Ge nMOSFETs with source/drain junctions formed by gas phase doping2009
- Experimental demonstration of high mobility Ge NMOS2009
- Mechanisms Limiting EOT Scaling and Gate Leakage Currents of High- $k$/Metal Gate Stacks Directly on SiGeIEEE Electron Device Letters, 2009
- High Mobility SiGe Channel pMOSFETs Epitaxially Grown on Si (100) Substrates with HfSiO2 High-k Dielectric and Metal Gate2008
- Hybrid-orientation technology (HOT): opportunities and challengesIEEE Transactions on Electron Devices, 2006
- A Logic Nanotechnology Featuring Strained-SiliconIEEE Electron Device Letters, 2004