Design-Oriented Energy Models for Wide Voltage Scaling Down to the Minimum Energy Point
- 18 August 2017
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 64 (12) , 3115-3125
Abstract
This paper introduces a transregional energy model to estimate the energy consumption of digital designs for voltages widely ranging from nominal down to deep sub-threshold. The model also predicts the optimal voltage at which the minimum energy point (MEP) occurs, and the resulting minimum energy achievable under aggressive voltage scaling. The model provides the energy profile versus voltage based on a few technology-dependent parameters that are extracted through simple circuit simulations, and other few design-dependent parameters extracted from synthesis or Place&Route reports at nominal voltage only. The model captures the effect of input-dependent (e.g., switching activity), technology-dependent (e.g., corner, transistor flavor), and micro-architectural parameters (e.g., logic depth). The model exhibits a typical error below 10%, and is well suited for design exploration under wide voltage scaling, as it avoids detailed and time-consuming multi-corner and multi-voltage iterations. Also, the model provides a quick estimate of the achievable MEP for a given design. Accordingly, the proposed model is a useful tool that supports early selection of the most energy-efficient design options to meet a targeted energy profile at low voltages.Keywords
Funding Information
- Ministry of Education - Singapore (MOE2014-T2-1-161)
This publication has 18 references indexed in Scilit:
- A closed-form energy model for VLSI circuits under wide voltage scaling2016
- 8.8 iRazor: 3-transistor current-based error detection and correction in an ARM Cortex-R4 processor2016
- Novel Self-Body-Biasing and Statistical Design for Near-Threshold Circuits With Ultra Energy-Efficient AES as Case StudyIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
- Extending energy-saving voltage scaling in ultra low voltage integrated circuit designs2012
- System-Wide Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Multitasking SystemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011
- Technologies for Ultradynamic Voltage ScalingProceedings of the IEEE, 2010
- Energy optimality and variability in subthreshold design2006
- Modeling and sizing for minimum energy operation in subthreshold circuitsIEEE Journal of Solid-State Circuits, 2005
- Optimal supply and threshold scaling for subthreshold CMOS circuits2003
- Supply and threshold voltage scaling for low power CMOSIEEE Journal of Solid-State Circuits, 1997