Variable Conversion Approach for Design Optimization of Low-Voltage Low-Pass Filters
- 29 November 2023
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 32 (2) , 205-218
Abstract
This article describes a design optimization method based on variable conversion applied to low-voltage (LV) CMOS analog integrated circuits. For supply voltages in the range of 0.3 to 0.6 V, traditional design variables (e.g., transistor channel width $W$ and $\text {gm}/I_{D}$ ) are not suitable for exploring the design space, leading to impractical design solutions. We show that it is more efficient to convert the design variables into current $I_{D}$ and channel length $L$ , since these parameters are directly related to circuit performance for LV applications. The proposed optimization algorithm explores the design space to obtain solutions that satisfy the design constraints while analyzing the effects of process, voltage, and temperature variations (PVT). We apply the proposed method for design optimization in terms of area and power consumption of a fourth-order LV active filter preceded by a programmable gain amplifier (PGA), in 130 nm CMOS technology. A fully differential 0.6 V operational amplifier (OTA) is designed as a building block and used in the filter in a bottom-up approach. Measurements of a prototype chip validate the proposed method and resulted in a 0.784 mW, 0.066 mm2 active low-pass filter with a cutoff frequency of 2.5 MHz and attenuation that meet the requirements of the IEEE 802.15.4 technical standard for 2.4 GHz receivers.Keywords
Funding Information
- Brazilian Research Agencies Fundação de Amparo à Pesquisa do Estado do Rio Grande do Sul (22/2551-0000841-0)
- Conselho Nacional de Desenvolvimento Científico e Tecnológico (407344/2022-5)
This publication has 52 references indexed in Scilit:
- Ultra-Low-Power Wireless Systems: Energy-Efficient Radios for the Internet of ThingsIEEE Solid-State Circuits Magazine, 2015
- Floorplan-aware analog IC sizing and optimization based on topological constraintsIntegration, 2015
- A Novel Analog Physical Synthesis Methodology Integrating Existent Design ExpertiseIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014
- FEATS: Framework for Explorative Analog Topology SynthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014
- A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design TechniqueIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
- Operating-point driven formulation for analog computer-aided designAnalog Integrated Circuits and Signal Processing, 2012
- Simulated Annealing to Improve Analog Integrated Circuit Design: Trade-Offs and Implementation Issues2012
- Analog circuit synthesis performing fast Pareto frontier exploration and analysis through 3D graphsAnalog Integrated Circuits and Signal Processing, 2012
- A Low-Power Wideband Reconfigurable Integrated Active-RC Filter With 73 dB SFDRIEEE Journal of Solid-State Circuits, 2006
- Low voltage analog circuit design techniquesIEEE Circuits and Systems Magazine, 2002