A low-power reduced swing global clocking methodology
Authors:
- 4 May 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 12 (5) , 538-545
Abstract
In this brief, we investigate the potential of reduced swing clock networks for low-power applications. We designed and laid out a full swing conventional and a reduced swing H-tree clock distribution network in 0.13-/spl mu/m CMOS technology operating at 500 MHz. In the reduced swing clock network, the swing was reduced in the global clock distribution network and was restored to the full swing in the local clock distribution domains. The post-layout simulation results of this research shows that a power saving of 22% under nominal operating condition is feasible.Keywords
This publication has 17 references indexed in Scilit:
- Efficient drivers, receivers and repeaters for low power CMOS bus architectures2003
- A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems2002
- Low-power clock distribution using multiple voltages and reduced swingsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
- High performance level restoration circuits for low-power reduced-swing interconnect schemes2002
- Clock generation and distribution for the first IA-64 microprocessorIEEE Journal of Solid-State Circuits, 2000
- Low-swing on-chip signaling techniques: effectiveness and robustnessIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- High Speed CMOS Design Styles1999
- Half-swing clocking scheme for 75% power saving in clocking circuitryIEEE Journal of Solid-State Circuits, 1995
- Shaping a distributed-RC line to minimize Elmore delayIEEE Transactions on Circuits and Systems I: Regular Papers, 1995
- Sub-1-V swing internal bus architecture for future low-power ULSIsIEEE Journal of Solid-State Circuits, 1993